Email Record: Introduction to logic synthesis using Verilog HDL /