Mosfet modeling for VLSI simulation : theory and practice /
| Main Author: | Arora, N. (Narain), 1943- |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Singapore ; Hackensack, NJ :
World Scientific,
[2007]
|
| Series: | International series on advances in solid state electronics and technology.
|
| Subjects: |
Similar Items
MOSFET models for VLSI circuit simulation : theory and practice /
by: Arora, N. (Narain), 1943-
Published: (1993)
by: Arora, N. (Narain), 1943-
Published: (1993)
Compact MOSFET models for VLSI design /
by: Bhattacharyya, A. B. (Amalendu Bhushan)
Published: (2009)
by: Bhattacharyya, A. B. (Amalendu Bhushan)
Published: (2009)
Compact MOSFET models for VLSI design /
by: Bhattacharyya, A. B. (Amalendu Bhushan)
Published: (2009)
by: Bhattacharyya, A. B. (Amalendu Bhushan)
Published: (2009)
A low temperature MOSFET modeling technique with VLSI technology /
by: Yian, Li-Shian
Published: (1988)
by: Yian, Li-Shian
Published: (1988)
Fundamentals of modern VLSI devices /
by: Taur, Yuan, 1946-
Published: (1998)
by: Taur, Yuan, 1946-
Published: (1998)
Fundamentals of ultra-thin-body MOSFETs and FinFETs /
by: Fossum, Jerry G., 1943-, et al.
Published: (2013)
by: Fossum, Jerry G., 1943-, et al.
Published: (2013)
Proceedings : IEEE/Cornell Conference on Advanced Concepts in High Speed Semiconductor Devices and Circuits : August 2-4, 1993, Cornell University, Ithaca, New York /
Published: (1993)
Published: (1993)
Digital MOS integrated circuits /
Published: (1981)
Published: (1981)
Hierarchical modeling for VLSI circuit testing /
by: Bhattacharya, Debashis, 1961-
Published: (1990)
by: Bhattacharya, Debashis, 1961-
Published: (1990)
Field-effect transistors technology : from sustainability to next-generation VLSI design /
Published: (2025)
Published: (2025)
Test generation and evaluation for bridging faults in CMOS VLSI circuits /
by: Lee, Terry Ping-Chung, 1968-
Published: (1995)
by: Lee, Terry Ping-Chung, 1968-
Published: (1995)
CMOS devices and technology for VLSI /
by: Chen, John Y.
Published: (1990)
by: Chen, John Y.
Published: (1990)
CMOS VLSI engineering : silicon-on-insulator (SOI) /
by: Kuo, James B., 1956-
Published: (1998)
by: Kuo, James B., 1956-
Published: (1998)
Fundamentals of modern VLSI devices /
by: Taur, Yuan, 1946-, et al.
Published: (2022)
by: Taur, Yuan, 1946-, et al.
Published: (2022)
Self-testing VLSI design /
by: I͡Armolik, V. N. (Vi͡acheslav Nikolaevich)
Published: (1993)
by: I͡Armolik, V. N. (Vi͡acheslav Nikolaevich)
Published: (1993)
Unified methods for VLSI simulation and test generation /
by: Cheng, Kwang-Ting, 1961-
Published: (1989)
by: Cheng, Kwang-Ting, 1961-
Published: (1989)
Power-constrained testing of VLSI circuits /
by: Nicolici, Nicola
Published: (2003)
by: Nicolici, Nicola
Published: (2003)
Power-constrained testing of VLSI circuits /
by: Nicolici, Nicola
Published: (2003)
by: Nicolici, Nicola
Published: (2003)
VLSI test principles and architectures : design for testability /
Published: (2006)
Published: (2006)
The bounding approach to VLSI circuit simulation /
by: Zukowski, Charles A.
Published: (1986)
by: Zukowski, Charles A.
Published: (1986)
Proceedings : IEEE/Cornell Conference on Advanced Concepts in High Speed Semiconductor Devices and Circuits : August 4,5 & 6, 1997, Cornell University, Ithaca, New York /
Published: (1997)
Published: (1997)
Logic-timing simulation and the degradation delay model /
by: Bellido, Manuel J., 1964-
Published: (2006)
by: Bellido, Manuel J., 1964-
Published: (2006)
Nanoscale CMOS VLSI circuits : design for manufacturability /
by: Kundu, Sandip
Published: (2011)
by: Kundu, Sandip
Published: (2011)
VLSI planarization : methods, models, implementation /
by: Feinberg, V.
Published: (1997)
by: Feinberg, V.
Published: (1997)
Low-voltage CMOS VLSI circuits /
by: Kuo, James B., 1956-
Published: (1999)
by: Kuo, James B., 1956-
Published: (1999)
Circuit design for CMOS VLSI /
by: Uyemura, John P. (John Paul), 1952-
Published: (1992)
by: Uyemura, John P. (John Paul), 1952-
Published: (1992)
Chip design for submicron VLSI : CMOS layout and simulation /
by: Uyemura, John P. (John Paul), 1952-
Published: (2006)
by: Uyemura, John P. (John Paul), 1952-
Published: (2006)
Process and device simulation for MOS-VLSI circuits /
Published: (1983)
Published: (1983)
Low-voltage SOI CMOS VLSI devices and circuits /
by: Kuo, James B., 1956-
Published: (2001)
by: Kuo, James B., 1956-
Published: (2001)
Low-voltage SOI CMOS VLSI devices and circuits /
by: Kuo, James B., 1956-
Published: (2001)
by: Kuo, James B., 1956-
Published: (2001)
Diagnostic measurements in LSI/VLSI integrated circuits production /
by: Jakubowski, Andrzej
Published: (1991)
by: Jakubowski, Andrzej
Published: (1991)
Statistical modeling for computer-aided design of MOS VLSI circuits /
by: Michael, Christopher, Dr
Published: (1993)
by: Michael, Christopher, Dr
Published: (1993)
Power-constrained testing of VLSI circuits /
by: Nicolici, Nicola
Published: (2003)
by: Nicolici, Nicola
Published: (2003)
CMOS VLSI design : a circuits and systems perspective /
by: Weste, Neil H. E.
Published: (2011)
by: Weste, Neil H. E.
Published: (2011)
Switch-level timing simulation of MOS VLSI circuits /
Published: (1989)
Published: (1989)
Nanoscale CMOS VLSI circuits : design for manufacturability /
by: Kundu, Sandip
Published: (2010)
by: Kundu, Sandip
Published: (2010)