Text this: SystemVerilog for verification :