SystemVerilog for verification : a guide to learning the testbench language features /
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
New York, NY :
Springer,
[2006]
|
| Subjects: |
| Physical Description: | xxxiv, 301 pages : illustrations ; 25 cm. |
|---|---|
| Bibliography: | Includes bibliographical references (pages [295]-296) and index. |
| ISBN: | 0387270361 (hd.bd.) |