Email Record: Layout optimization in ultra deep submicron VLSI design /