Fully-depleted SOI CMOS circuits and technology for ultra-low power applications /
| Main Author: | |
|---|---|
| Other Authors: | , |
| Format: | Book |
| Language: | English |
| Published: |
Dordrecht, The Netherlands :
Springer,
[2006]
|
| Subjects: |
| Item Description: | "The most important issue confronting CMOS technology is the power explosion of chips arising from the scaling law. Fully-depleted (FD) SOI technology provides a promising low-power solution to chip implementation. Ultralow-power VLSIs, which have a power consumption of less than 10 mW, will be key components of terminals in the coming ubiquitous-IT society"--P. [4] of cover. |
|---|---|
| Physical Description: | xv, 411 pages : illustrations ; 25 cm. |
| Bibliography: | Includes bibliographical references and index. |
| ISBN: | 0387292179 (hdbk.) |