Text this: Verilog styles for synthesis of digital systems /