Text this: VHDL design representation and synthesis /