Email Record: VHDL design representation and synthesis /