A structural approach to delay optimization in combinational circuits /
A major problem in circuit design is achieving the maximum performance for a given technology. In the context of logic synthesis and optimization, maximizing performance means reducing the maximum propagation delay from circuit inputs to outputs. As fast turn-around time becomes the major driving fo...
| Main Author: | Munshi, Avinash |
|---|---|
| Format: | Thesis eBook |
| Language: | English |
| Published: |
[Place of publication not identified] :
[publisher not identified] ;
1999.
|
| Subjects: | |
| Online Access: | Link to OAKTrust copy |
Similar Items
Application of functional learning to ATPG and design verification for combinational circuits /
by: Mukherjee, Rajarshim, 1969-
Published: (1994)
by: Mukherjee, Rajarshim, 1969-
Published: (1994)
Delayed response protocols for high-delay wireless networks /
by: Sadry, Nauzad Erach, 1977-
Published: (2002)
by: Sadry, Nauzad Erach, 1977-
Published: (2002)
Combinational logic optimization for low power using implication-based transformations /
by: Swarna, Madhukiran V., 1973-
Published: (1997)
by: Swarna, Madhukiran V., 1973-
Published: (1997)
Realistic fault modeling and quality test generation of combined delay faults /
by: Thadhlani, Ajaykumar A.
Published: (2001)
by: Thadhlani, Ajaykumar A.
Published: (2001)
A framework for delay emulation of large-scale internetworks /
by: Venkata, Shravan Rangaraju
Published: (2001)
by: Venkata, Shravan Rangaraju
Published: (2001)
The direct solution of crystal structures by a Boolean programming optimization methodology.
by: Klunk, David Griffith
Published: (1974)
by: Klunk, David Griffith
Published: (1974)
Parallel VLSI circuit analysis and optimization /
by: Ye, Xiaoji
Published: (2012)
by: Ye, Xiaoji
Published: (2012)
Nondeterminism and optimization /
by: Cai, Liming
Published: (1994)
by: Cai, Liming
Published: (1994)
Delay analysis of bursty tasks using workload arrival functions /
by: Kim, Junwhan, 1972-
Published: (2001)
by: Kim, Junwhan, 1972-
Published: (2001)
DiCES, an expert system for digital combinational circuit design /
by: Sibai, Fadi Nuhad, 1962-
Published: (1986)
by: Sibai, Fadi Nuhad, 1962-
Published: (1986)
Optimal design of asynchronous circuits /
by: Cox, Berry Tod, 1969-
Published: (1991)
by: Cox, Berry Tod, 1969-
Published: (1991)
Delay modeling and glitch estimation for CMOS circuits /
by: Shiau, Yan-Chyuan, 1957-
Published: (1988)
by: Shiau, Yan-Chyuan, 1957-
Published: (1988)
Computerized procedure for the combination of transportation networks with detain reduction.
by: Pearson, Sammy Wray
Published: (1970)
by: Pearson, Sammy Wray
Published: (1970)
Routing in hybrid networks /
by: Gupta, Avinash
Published: (2001)
by: Gupta, Avinash
Published: (2001)
An improved lagrangian relaxation method for VLSI combinational circuit optimization /
by: Huang, Yi-Le
Published: (2012)
by: Huang, Yi-Le
Published: (2012)
Time-sharing analysis combining processor scheduling and memory resources.
by: McCarthy, Edmond Robert
Published: (1974)
by: McCarthy, Edmond Robert
Published: (1974)
Optimization techniques for probabilistic roadmaps /
by: Dale, Lucia Kathryn
Published: (2000)
by: Dale, Lucia Kathryn
Published: (2000)
Combining spatial, textual and temporal analysis for the construction and incremental formalization of knowledge /
by: Maloor, Preetam, 1975-
Published: (2001)
by: Maloor, Preetam, 1975-
Published: (2001)
Design error diagnosis and correction in digital circuits /
by: Nayak, Debashis, 1974-
Published: (1998)
by: Nayak, Debashis, 1974-
Published: (1998)
Yield learning model for integrated circuit package /
by: Balasubramaniam, Gaurishankar
Published: (1996)
by: Balasubramaniam, Gaurishankar
Published: (1996)
Delayed congestion response protocols /
by: Bhandarkar, Sumitha, 1976-
Published: (2001)
by: Bhandarkar, Sumitha, 1976-
Published: (2001)
A spool approach to teleprocessing.
by: Scott, Larry Dean
Published: (1969)
by: Scott, Larry Dean
Published: (1969)
Effect of varying the delay distribution in different classes of networks : random, scale-free, and small-world /
by: Jang, Bum Soon
Published: (2010)
by: Jang, Bum Soon
Published: (2010)
Towards More Efficient Delay Measurements on the Internet /
by: Webster, Patrick Jordan
Published: (2013)
by: Webster, Patrick Jordan
Published: (2013)
Haptic feedback for virtual or mixed reality environments using a combination of passive haptics and active force feedback /
by: Borst, Christoph Walter
Published: (2002)
by: Borst, Christoph Walter
Published: (2002)
Optimized Jacobian Matrix Solution of a generalized electric power network.
by: Moore, Jimmie Archer
Published: (1970)
by: Moore, Jimmie Archer
Published: (1970)
Algorithms for VLSI circuit optimization and GPU-based parallelization /
by: Liu, Yifang
Published: (2010)
by: Liu, Yifang
Published: (2010)
Detection and removal of functional redundancy in multi-level logic circuits /
by: Dorsey, David Michael
Published: (2002)
by: Dorsey, David Michael
Published: (2002)
Delay Fault Testing for VLSI Circuits /
by: Krstić, Angela
Published: (1998)
by: Krstić, Angela
Published: (1998)
Utilization-based delay guarantee techniques and their applications /
by: Wang, Shengquan
Published: (2010)
by: Wang, Shengquan
Published: (2010)
Fault modeling, delay evaluation and path selection for delay test under process variation in nano-scale VLSI circuits /
by: Lu, Xiang, 1976-
Published: (2006)
by: Lu, Xiang, 1976-
Published: (2006)
A performance optimization model of processor scheduling for a time-sharing computer system.
by: Cary, Stedman Eugene
Published: (1973)
by: Cary, Stedman Eugene
Published: (1973)
Fault simulation and test generation for small delay faults /
by: Qiu, Wangqi, 1978-
Published: (2007)
by: Qiu, Wangqi, 1978-
Published: (2007)
Timing analysis of logic=level digital circuits using uncertainty intervals /
by: Bell, Joshua Asher
Published: (1996)
by: Bell, Joshua Asher
Published: (1996)
Logic and transistor circuit verification using regression testing and hierarchical recursive learning /
by: Shao, Li, 1964-
Published: (1996)
by: Shao, Li, 1964-
Published: (1996)
Optimizations enabling transformations and code generation for th HP V class /
by: Carvallo de Ochoa, Julio Antonio
Published: (2000)
by: Carvallo de Ochoa, Julio Antonio
Published: (2000)
Revisiting Byzantine Agreement and MPC in Bounded-Delay Networks /
by: Elsheimy, Fatmaelzahraa
Published: (2023)
by: Elsheimy, Fatmaelzahraa
Published: (2023)
Neighboring optimal feedback control for dynamic systems with state-variable-inequality constraints.
by: Hymas, Carl Eugene
Published: (1972)
by: Hymas, Carl Eugene
Published: (1972)
A new approach to test programmable wiring networks for VLSI /
by: Liu, Bin, 1969-
Published: (1998)
by: Liu, Bin, 1969-
Published: (1998)
The structure of a generalized programming language compiler.
by: Madrigal, Orlando Sia
Published: (1972)
by: Madrigal, Orlando Sia
Published: (1972)