Text this: Timing analysis of logic=level digital circuits using uncertainty intervals /