Text this: Design of a multithreaded data cache for a hyperscalar processor /