Text this: Design and optimization of a defect tolerant processor array /