Text this: An instruction issue mechanism for superscalar processors supporting multiple threads /