Text this: Digital timing macromodeling for VLSI design verification /