Email Record: Digital timing macromodeling for VLSI design verification /