Cover Image

Higher order logic and hardware verification /

Bibliographic Details
Main Author:	Melham, T. F. (Tom F.)
Format:	Book
Language:	English
Published:	Cambridge ; New York : Cambridge University Press, 1993.
Series:	Cambridge tracts in theoretical computer science ; 31.
Subjects:	Integrated circuits > Very large scale integration > Data processing. Logic, Symbolic and mathematical. Mathematical logic

Similar Items

Logic synthesis and verification algorithms /
by: Hachtel, Gary D.
Published: (2006)

Logic design and simulation /
Published: (1986)

Fundamentals of digital logic design, with VLSI applications /
by: Pucknell, Douglas A., 1927-
Published: (1990)

The bounding approach to VLSI circuit simulation /
by: Zukowski, Charles A.
Published: (1986)

Relaxation techniques for the simulation of VLSI circuits /
by: White, Jacob K.
Published: (1987)

Yield simulation for integrated circuits /
by: Walker, Duncan Moore Henry
Published: (1987)

Formal hardware verification : methods and systems in comparison /
Published: (1997)

Hardware specification, verification, and synthesis : mathematical aspects Mathematical Sciences Institute workshop, Cornell University Ithaca, New York, USA, July 5-7, 1989, proceedings /
Published: (1990)

Introduction to formal hardware verification /
by: Kropf, Thomas, 1961-
Published: (1999)

Hardware specification, verification, and synthesis : Mathematical aspects : proceedings /
Published: (1990)

Hardware and software concepts in VLSI /
Published: (1983)

Verification by error modeling : using testing techniques in hardware verification /
by: Radecka, Katarzyna
Published: (2003)

VLSI planarization : methods, models, implementation /
by: Feinberg, V.
Published: (1997)

Formal verification of hardware design /
by: Yoeli, Michael, 1917-
Published: (1990)

Integrated circuit defect-sensitivity : theory and computational models /
by: Pineda de Gyvez, José
Published: (1993)

Mixed analog-digital VLSI devices and technology : an introduction /
by: Tsividis, Yannis
Published: (1996)

The bounding approach to VLSI circuit simulation /
by: Zukowski, Charles A.
Published: (1986)

Logic design /
Published: (2003)

Unified methods for VLSI simulation and test generation /
by: Cheng, Kwang-Ting, 1961-
Published: (1989)

Symbolic analysis and reduction of VLSI circuits /
by: Qin, Zhanhai
Published: (2005)

Logic design /
Published: (2003)

A restructurable logic simulator /
by: Ledford, Gordon Lee, 1962-
Published: (1985)

Logic minimization algorithms for VLSI synthesis /
Published: (1984)

Layout design and verification /
Published: (1986)

VLSI Planarization : Methods, Models, Implementation /
by: Feinberg, V.
Published: (1997)

Current trends in hardware verification and automated theorem proving /
Published: (1989)

VLSI test principles and architectures : design for testability /
Published: (2006)

VLSI specification, verification, and synthesis /
Published: (1988)

Self-testing VLSI design /
by: I͡Armolik, V. N. (Vi͡acheslav Nikolaevich)
Published: (1993)

Rapid reliability assessment of VLSICs /
Published: (1990)

VLSI test principles and architectures : design for testability /
Published: (2006)

VLSI design : proceedings /
Published: (1992)

Formal methods for VLSI design : IFIP WG 10.5 lecture notes /
Published: (1990)

Statistical approach to VLSI /
Published: (1994)

Representations of discrete functions /
Published: (1996)

Timed Boolean functions : a unified formalism for exact timing analysis /
by: Lam, William K. C., 1962-
Published: (1994)

Advanced model order reduction techniques in VLSI design /
by: Tan, Sheldon X. D.
Published: (2007)

Correct hardware design and verification methods : 13th IFIP WG 10.5 advanced research working conference, CHARME 2005, Saarbrücken, Germany, October 3-6, 2005 ; proceedings /
Published: (2005)

LSI/VLSI testability design /
by: Tsui, Frank F.
Published: (1987)

Hierarchical modeling for VLSI circuit testing /
by: Bhattacharya, Debashis, 1961-
Published: (1990)