Special architecture for edge detection using residue number system /
| Main Author: | |
|---|---|
| Other Authors: | , |
| Format: | Thesis Book |
| Language: | English |
| Published: |
1991.
|
| Subjects: | |
| Online Access: | Link to OAKTrust copy |
| Abstract: | A special architecture is developed to implement Sotak and Boyer's algorithm which detects edges of an image using the Laplacian of Gaussian operator. Since Sotak and Boyer's algorithm requires thousands, perhaps millions, of the simple arithmetic operations which requires a long processing time on a sequential Von Neumann machine, the special architecture is designed to do the parallel processing. The parallel processing in this architecture is achieved by using the residue number system and the systolic concept. The architecture can be fabricated in nine VLSI chips, one for output converter and eight for eight processing elements. Both processing elements and the output converter are designed as a systolic array for parallel processing. In contrast to earlier architectures, off-chip communication is not required in the special architecture because each processing element deals with only one modular number. This results in use of faster clock. Three arithmetic units, multiplier and 2- and 3-input adder, are designed for the residue number system. These arithmetic units use binary adder and multiplier with the correction logic instead of the look-up table method. In addition, the pipelining is incorporated in the design of these arithmetic units. These two features reduces the computation time. The structural simulation using the Verilog is done to decide the system clock period and to prove the correctness of the special architecture. As a result of the simulation, 50MHz clock is selected as the system clock. In the worst case, the edge detection of an image takes 31 msec which is less than a T V frame time. Hence, the special architecture can be applied for the real-time applications. |
|---|---|
| Item Description: | Typescript (photocopy). Vita. "Major subject: Electrical Engineering." |
| Physical Description: | xiii, 116 leaves : illustrations ; 29 cm |
| Bibliography: | Includes bibliographical references. |