Text this: Cache and interconnect architectures in multiprocessors /