Text this: Chip-level modeling with VHDL /