Email Record: Chip-level modeling with VHDL /